This paper proposes an aiding tool to the design and development of multilevel inverters studies using the cascade configuration to achieve output voltage waveform shaped step with several levels. The program contribution is to aid inverter simulation using the software Pspice Orcad besides set the best switching instant of each level which work in harmonics selective elimination, contributing to a lower THD of the output voltage waveform. This software also shows a flexible code which can be automatically adapted for implementation in a microcontroller or DSP. PSpice program which leads to values close to actual implementation.
Introduction
Most multilevel inverters are distinguished for their application in high power and high voltage to allow the operation its switches in lower voltage levels. However there is a big possibility these inverters are applied in medium powers, achieved in [1] , which implemented a high performance inverter to be used in power autonomous systems. Normally when is desired its implementation, uses the PWM modulation ad its PD variants (phase disposition), POD (phase opposition disposition) and APOD (alternative phase opposition disposition) PS configuration (phase shifted) and the hybrid modulation [2, 3, 4] .
One disadvantage of using of the PWM modulation applied to high powers is to increase the losses in the semiconductors (conduction and switching) which could derail the application in active filters used in harmonics and reactive compensation [8] .
In addition to losses in high power, the PWM modulation can generate harmonic components of several frequencies which requires an LC filter of order greater than 2. An alternative to PWM modulation for use in medium and high power is the use of switching strategies that generates an output voltage shaped step with levels equally spaced figure 1.
Therefore, to have a good resolution in the output voltage Vcc is the fixed value of each level, and Vp is the peak value of the desired waveform. Then, for the sinusoid formation, it is only necessary to know the step length in 1 / 4 of the period and the other steps are obtained by symmetry, observing that the sine wave is perfectly symmetric in the following quadrants.
The advantage of this software is the ability to easily obtain the transition times of each step, by using simple information on the amount of maximum levels in 1 / 4 of the period.
THD Optimization
Currently there are several types of multilevel inverters, according to studies performed in [5] the inverter that allows more levels in the output voltage with fewer components among conventional topologies is the cascaded inverter using h-bridge cells. The cascaded inverters can increase the level number in the output voltage through a combination of input dc sources of each cell arranged together by a multiplicity factor: two for the binary configuration (1:2:4...) or three to the ternary configuration (1:3:9...), these settings are common to result in a output voltage with levels equally spaced, which does not compromise the THD [6] . Table 1 shows the comparison between the binary and ternary configuration which can be implemented without penalizing the inverters cost. The total harmonic content in output voltage can be measured by: For a given number of step P, the staircase modulation allows to eliminate (or reduce) harmonics of higher orders by adjusting the steps transition angles, fig. 3 b) .
The transition angles can be programmed to override the corresponding angles to the higher order harmonics [7] .
The harmonics selective elimination is commonly used in high power applications by reason of operating with fewer levels in the output voltage. However when is desired to implement the inverter average power for applications in isolated systems can be used topologies operating on many levels in the output [1] , which also allow voltage regulation by eliminating or adding of levels with little THD variation, fig.4 , thus eliminating the additional cost of a converter to control the DC bus.
To implement a multilevel converter with several output voltage levels, there is a costly work to be the harmonics selective elimination, THDc el , but also in using the criterion THD min of minimum THD, so the computational tool, fig7, helps the projects implementation with various output voltage levels and allows the designer to choose the best option, THDc el or THD min, , tables 2 and Table 3 .
Because the multilevel wave to be composed of finite levels, considering the multilevel wave peak value Vpk (PxDC) equal to the reference sinusoid fig.1 , the ratio of the sinusoid rms value cascading and Vpk /√2 is slightly different, this difference is called the modulation index mi:
( )
Where: Vo rms is the output voltage rms value and V pk is the multilevel wave peak value, the mi can be used as a voltage regulation measure.
To implement the optimal control of high-resolution of the multilevel wave, can use the simultaneous use of addition and subtraction of levels to acquire the best result fig.1 . 
Computational tool for development of the steps compounding the sinusoidal wave in staircase
The proposed software tool has been developed in C language, and it is composed by two computational programs. The first one treats the waveform (Fig.7) , and has the basic function of producing the time of transitions of every step of the sine wave. Figure These time of transitions are used to determine which switches will be driven in order to produce the inverter output voltage waveform, as seen in fig.8 .
For each transition time there the software determines which switches will be driven in such a way to produce the desired multilevel output voltage.
The second program imports and compile a .txt file ( fig.8 ) which function are to show at the monitor screen the driven pulses of the switches and to generate the files .sig ( fig.9 ) which will be imported by the Orcad Pspice, through the VPWL_FOREVER function. Fig. 8 Programming the drive switches on each level, e.g. switch S11=11 level high exact time transition, see fig9: a) and d). 2) The code is portable, or easily adaptable for digital implementation.
3) It facilitates a better efficiency of the converter by adjusting the optimal dead time between two switches of the same arm mutually complementary to each other. This is done fig.3 .
The output voltage with 81 levels has also been obtained, it's showed in the figure below: Fig.10 Simulate inverter employed by [1] with 63 levels (+z to -z) in output voltage, simulated with input voltage of 48V, and output 220-1kVA (waveform: fig.12 ). fig. 14) . Fig.13 The first to the fourth graphics show voltages in secondary windings, respectively, from first to last using the secondary configuration ternary. Last graphic: output voltage waveform, operating in 220VA 1kVA.
Conclusion
Concluded that the software was effective in helping multilevel inverters simulation with several voltage levels (63 and 81 levels) because produce all output voltage transition times by a simple information on the levels number in a sine quarter-cycle, and generate the best switching times to allow the some harmonics elimination in the output voltage and promote a output voltage level with less harmonic content as possible.
With a few steps it is possible to generate the files pulses 
